

# 12-bit 800 kSPS cascade delta-sigma ADC

### **SPECIFICATION**

### **1 FEATURES**

- TSMC BiCMOS SiGe 180 nm
- Resolution 12 bit
- Operational amplifiers' current adjustment
- Supply voltage 1.8 V
- Input signal range 1.6 V (differential peak-to-peak)
- Built-in input signal level detection, sign detection
- Portable to other technologies (upon request)

### **2 APPLICATION**

- Analog to digital conversion of wide-band signal
- Receivers, transceivers
- Analog integral circuits
- Measurement environment
- Medicine environment

### **3 OVERVIEW**

The block is third order cascade (2-1) delta-sigma ADC with 5-level quantizers in both stages. The block consists of:

- Two delta-sigma modulators second and first order, coupled in series and combined by noise cancellation logic
- Clock splitter
- Block of bias currents, tunable (3-bit control)
- DWA-correction of capacitors' mismatch
- Input signal level detection

Output signal is represented in thermometer code at the output of each stage. There is a possibility to disable the second stage of modulator, DWA correction. Tuning of bias current for operational amplifiers with 3-bit control included.

Common mode voltage - 0.9 V; recommended values of reference voltages:  $0.9 \pm 0.4$  V; recommended differential input signal amplitude - 0.64 V; allowable duty cycle:  $50 \pm 5\%$ . The block is designed on TSMC BiCMOS SiGe 180 nm technology.



### **4 STRUCTURE**



Figure 1: 12-bit cascade delta-sigma ADC structure



# **5 PIN DESCRIPTION**

Name	Direction	Description			
iref5u	Ι	Reference current 5 uA (influent)			
clk	Ι	Input clock			
vrefP	Т	Differential reference valters			
vrefN	1	Differential reference voltage			
vcm	Ι	Common mode voltage			
InP	Т	Differential analog input signal			
InN	1	Differential analog input signal			
enable	Ι	General enable			
csc_enable	Ι	Second stage modulator enable			
DWA	Ι	DWA enable			
Hi	0	Excess level signal			
Low	0	Detraction level signal			
Sign	0	Sign signal			
Ictrl<2:0>	Ι	Tune of opamps current			
OutP<3:0>	0	First stage modulator's output			
OutP2<3:0>	0	Second stage modulator's output			
vdd	IO	Supply voltage 1.8 V			
gnd	IO	Ground			



## **6 LAYOUT DESRIPTION**

The block dimensions are given in table 1. Table 1: Block dimensions

Dimension	Value	Unit
Height	355	um
Width	406	um



Figure 2: Layout 12-bitcascade delta-sigma ADC

- 1. First stage of delta-sigma modulator
- 2. Second stage of delta-sigma modulator
- 3. Input signal level detector
- 4. Block of bias currents
- 5. Clock splitter + DWA-correction of capacitors' mismatch



## 7 **OPERATING CHARACTERISTICS**

### 7.1 TECHNICAL CHARACTERISTICS

Technology	TSMC SiGe BiCMOS 180 nm
Status	silicon proven
Area	0.144 mm <sup>2</sup>

#### 7.2 ELECTRICAL CHARACTERISITCS

The values of electrical parameters are given for  $V_{dd} = 1.65 \div 1.95$  V and  $T_j = -45 \div +85$  °C, unless otherwise specified; typical values are given for  $V_{dd} = 1.8$  V and  $T_j = 27$  °C.

Davamatav	Symbol	Condition	Value			Un:4
Farameter			min	typ.	max	Unit
Supply voltage	V <sub>dd</sub>	-	1.65	1.8	1.95	V
Reference voltage	V <sub>ref</sub>	-	0.5	0.9	1.3	V
Operating temperature	T <sub>i</sub>	-	-45	27	+85	°C
Clock frequency	F <sub>clk</sub>	-	8	25	32	MHz
Sampling rate	Fs	-	-	800	-	kSPS
Duty cycle	S	-	45	50	55	%
Oversampling ratio	OSR	-	8	32	40	-
Signal bandwidth	BW	-	400	-	500	kHz
Signal to noise ratio	SNR	-	43.24	77.75	82.87	dB
Stand-by power	P <sub>std</sub>	-	0.014	0.023	0.054	uW
Supply power	P <sub>supply</sub>	-	2.13	3.19	3.78	mW
Common mode voltage	U	-	-	0.9	-	V
Supply current	I <sub>supply</sub>	-	1.29	1.77	1.94	mA
Input high-logic level	V <sub>IH</sub>	For digital imputs	$0.7 V_{dd}$	-	V <sub>dd</sub> +0.25	V
Input low-logic level	V <sub>IL</sub>	roi digital inputs	-0.25	-	$0.3V_{dd}$	V







10









Figure 6: Output signal spectrum. Conditions: Fin = 402 kHz, Fclk = 25 MHz, Vin (dif p-p) = 1280 mV, SNR (in band) = 82.87 dB











### **9 DELIVERABLES**

Depending on license type IP may include:

- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Verilog behavior model
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation