
12-bit 16-channel R/2R DAC

SPECIFICATION

1. FEATURES

- TSMC CMOS 90 nm
- Resolution 12-bit
- R/2R architecture
- 1 MHz sampling rate
- Different power supplies for digital (1.0 V) and analog (1.8 V) parts
- Standby mode (current consumption 650 nA)
- Power dissipation 11.9 mW
- Maximum differential nonlinearity 0.74 LSB
- Maximal integrated nonlinearity 1.20 LSB
- Time setup 278 ns
- Small area 1.76 mm²
- Portable to other technologies (upon request)

2. APPLICATION

- Industrial process control
- Automated test equipment
- Digital calibration
- Data acquisition systems
- Motion control systems

3. OVERVIEW

The 16-channels 12-bit R/2R DAC contains a three principal blocks: adjustable bias, DAC core and logic block. DAC core consist of 16 identical R/2R DAC, each of which include differential R/2R ladder and output operational amplifier AB class. There is a possibility to turn off each output channels and whole scheme Digital control register `adj<15:4>` sets optimal mode by reducing current consumption. It corrects output buffers current, common mode and swing output signal. DAC requires 1.62 ÷ 1.98 V (port V_{dd18}) analog supply and 0.9 ÷ 1.1 B (port V_{dd}) digital supply.

4. STRUCTURE




Figure 1: 12-bit R/2R DAC structure

5. PIN DESCRIPTION

Name	Direction	Description
V12	I	Voltage reference 1.2 V
en_tot	I	Enable total
en_a	I	Enable channels ia and qa
en_b	I	Enable channel ib and qb
en_c	I	Enable channel ic and qc
en_d	I	Enable channel id and qd
en_e	I	Enable channel ie and qe
en_f	I	Enable channel if and qf
en_g	I	Enable channel ig and qg
en_h	I	Enable channel ih and qh
iap	O	Differential output channel ia
ian		
qap	O	Differential output channel qa
qan		
ibp	O	Differential output channel ib
ibn		
qbp	O	Differential output channel qb
qbn		
icp	O	Differential output channel ic
icn		
qcp	O	Differential output channel qc
qcn		
idp	O	Differential output channel id
idn		
qdp	O	Differential output channel qd
qdn		
iep	O	Differential output channel ie
ien		
qep	O	Differential output channel qe
qen		
ifp	O	Differential output channel if
ifn		
qfp	O	Differential output channel qf
qfn		
igp	O	Differential output channel ig
ign		
qgp	O	Differential output channel qg
qgn		
ihp	O	Differential output channel ih
ihn		
qhp	O	Differential output channel qh
qhn		
dat_ia<11:0>	I	Input data line channel ia
dat_qa<11:0>	I	Input data line channel qa
dat_ib<11:0>	I	Input data line channel ib

Table “Pin description” (continue)

Name	Direction	Description
dat_qb<11:0>	I	Input data line channel qb
dat_ic<11:0>	I	Input data line channel ic
dat_qc<11:0>	I	Input data line channel qc
dat_id<11:0>	I	Input data line channel id
dat_qd<11:0>	I	Input data line channel qd
dat_ie<11:0>	I	Input data line channel ie
dat_je<11:0>	I	Input data line channel je
dat_if<11:0>	I	Input data line channel if
dat_qf<11:0>	I	Input data line channel qf
dat_ig<11:0>	I	Input data line channel ig
dat_qg<11:0>	I	Input data line channel qg
dat_ih<11:0>	I	Input data line channel ih
dat_qh<11:0>	I	Input data line channel qh
adj<15:4>	I	Digital adjusting DAC register
vdd18	I/O	Analog blocks supply voltage (1.8 V)
vdd	I/O	Digital blocks supply voltage (1 V)
gnd	I/O	Ground

Table 1: Description of DAC adjusting register signals

Bit range of register ADJ<15:4>	Function
ADJ<15:12>	Adjusting common mode of input signal
ADJ<11:8>	Adjusting amplitude of output signal
ADJ<7:4>	Adjusting bias current of output buffer

6. LAYOUT DESCRIPTION

Digital-to-analog converter layout dimensions are given in the table 2.

Table 2: Block dimensions

Dimension	Value	Unit
Height	738	um
Width	2386	um




Figure 2: 12-bit R/2R DAC layout

1. Adjustable bias
2. DAC core
3. Filtering capacitors + logic block

7. OPERATING CHARACTERISTICS

7.1 TECHNICAL CHARACTERISTICS

Technology _____ TSMC CMOS 90nm
 Status _____ pre-silicon verification
 Area _____ 1.76 mm²

7.2 ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for $V_{dd18} = 1.62 \div 1.98$ V, $V_{dd} = 0.9 \div 1.1$ V and $T_j = -60 \div 125$ °C, typical values are at $V_{dd18} = 1.8$ V, $V_{dd} = 1$ V, $T_j = 27$ °C, unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit
			min	typ.	max	
Analog blocks supply voltage	V_{dd18}	-	1.62	1.8	1.98	V
Digital blocks supply voltage	V_{dd}	-	0.9	1.0	1.1	V
Operating temperature range	T_j	-	-60	27	+125	°C
Reference voltage	V_{ref}	-	1.08	1.2	1.32	V
Resolution	N	-	-	12	-	bit
Clock frequency	F_{clk}	-	-	1	-	MHz
Sampling rate	F_s	-	-	1	-	MSPS
Standby current	I_{st}	-	-	650	-	nA
Power consumption	P_{cn}	-	4.34	11.9	43.04	mW
Current consumption	I_{cn}	-	2.68	6.6	21.74	mA
Differential output voltage range	V_{dref}	-	1.04	1.04	2.0	mV
Common mode of output signal	V_{cmout}	-	0.68	1.0	1.3	mV
Maximum differential nonlinearity	DNL	$F_{clk}=1$ MHz, adjust registers value: adj<15:4> = "100000000100"	0.52	0.74	0.93	LSB
Maximal integrated nonlinearity	INL		0.93	1.20	1.48	LSB
Offset error	OE		-8.0	0.88	8.0	LSB
Gain error	GE		-0.89	-0.17	0.89	LSB
Time setup	t_{set}		276	278	279	ns
Input high-logic level	V_{IH}	For digital inputs	0.7	-	-	V
Input low-logic level	V_{IL}		-	-	0.3	V

8. DELIVERABLES

Depending on license type IP may include:

- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Verilog behavior model
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation