


10 – 200 MHz DLL-based frequency multiplier

OVERVIEW

DLL-based frequency multiplier is a simple to configure and operate block, combining, small area and low current consumption. Block wakes up in “pass-through” mode with redirecting input reference frequency to the output. After being configured and enabled the block waits until DLL locks and then switches output clock signal CLK_OUT to higher frequency.



Disabling block switches it back to “pass-through” mode. Any mode switching is glitch-protected.

IP technology: GlobalFoundries 55 nm.

IP status: silicon proven.

Layout dimensions: 0.440x0.209mm. Total area: 0.092 mm².

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Condition	Value			Unit	
			min	typ.	max		
Supply voltage	V _{CC}	Core voltage	1.1	1.2	1.3	V	
Die temperature	T _i	-	-40	27	125	°C	
Block current consumption	I _{STARTUP}	During 1us after signal EN goes from signal pass-through to DLL clock output	-	-	4	mA	
	I _{ACTIVE}	Active mode F _{CLK_OUT} =200MHz	-	230	490		
	I _{PASS}	Pass through mode, signal pass-through	F _{REF_IN} =10MHz	-	5	20	uA
			F _{REF_IN} =50MHz	-	25	40	
			F _{REF_IN} =100MHz	-	40	70	
		Pass through mode, DLL clock output, M = 1	F _{REF_IN} =10MHz	-	140	250	
F _{REF_IN} =50MHz	-		220	400			
F _{REF_IN} =100MHz	-		290	490			
Reference frequency range	F _{CLK_IN}	-	0.01	-	100	MHz	
CLK_OUT max frequency	F _{OUTMAX}	-	200	-	-	MHz	
CLK_OUT min frequency	F _{OUTMIN}	Note1	11.5	18	26	MHz	
		Note2	5	8	13		
		Note3	9	16	23		
		Note4	2.5	4	7.5		
CLK_IN duty cycle	CKI _{DC}	-	40	50	60	%	
CLK_OUT duty cycle	CKO _{DC}	DLL is locked	40	50	60	%	
Delay between rising edge of CLK_IN and following rising edge of CLK_OUT	T _{LATIO}	-	-	0.270	0.5	ns	
CLK_IN period jitter ¹⁾	T _{J IN}	-	-	200	-	ps	
CLK_OUT period jitter ¹⁾ with power supply noise	T _{JPSN}	M=4	F _{CLK_OUT} =4MHz	-	8	-	ns
			F _{CLK_OUT} =12MHz	-	3	-	
			F _{CLK_OUT} =24MHz	-	1.6	-	
			F _{CLK_OUT} =48MHz	-	0.7	-	
			F _{CLK_OUT} =100MHz	-	0.4	-	
			F _{CLK_OUT} =200MHz	-	0.3	-	
Input logic-high level	V _{IH}	For digital inputs	0.8*V _{CC}	-	V _{CC} +0.1	V	
Input logic-low level	V _{IL}		-0.1	-	0.2*V _{CC}	V	

Note: 1) Absolute value of period deviation from period nominal (expected) value