

# Intermediate-frequency amplifier

## SPECIFICATION

### 1 FEATURES

- AMS BiCMOS 0.35  $\mu\text{m}$
- Wide gain range (0...64 dB)
- Low group delay time ripple vs. frequency and gain
- Analog and digital output modes
- Automatic gain control (AGC) system
- AGC detector threshold adjustment in the digital mode
- Portable to other technologies (upon request)

### 2 APPLICATION

- Receivers

### 3 OVERVIEW

IFA consists of 3-stages amplifier with tunable gain, AGC system, linear output buffer for differential analog output, analog-digital converter for 1.5-bits digital output.

Each stage of the amplifier has differential input and output. Gain is sequentially reduced from the last stage to the first stage. Also gain can be fixed by the digital code DAC<9:0>.

The block is fabricated on AMS BiCMOS 0.35  $\mu\text{m}$  technology.

### 4 STRUCTURE




Figure 1: Intermediate-frequency amplifier structure

## 5 PIN DESCRIPTION


Name	Direction	Description
I <sub>ref</sub>	I	Reference current 10 uA
IN <sub>p</sub>	I	Differential input
IN <sub>n</sub>	I	
CLK <sub>p</sub>	I	Differential clock input
CLK <sub>n</sub>	I	
ADC_Offset	I	DC offset compensation mode: IFA buffer/ADC output-referred or IFA buffer/ADC input-referred
ADC_DT<2:0>	I	Digital code defined ADC analog detector threshold
DAC<9:0>	I	Digital code for DAC
IFA_PLR <sub>clk</sub>	I	IFA clock frequency polarity
EN <sub>DAC</sub>	I	IFA AGC mode
EN <sub>AGC</sub>	I	
EN <sub>ADC</sub>	I	IFA output type (differential linear/digital CMOS)
EN <sub>CLK</sub>	I	IFA digital outputs clocking enable/disable
EN	I	IFA enable/disable
AGC	IO	External capacitor for AGC
OUT <sub>p</sub>	O	Differential/digital output
OUT <sub>n</sub>	O	
VCC_IFA	IO	IFA supply voltage 3.15 V
VCC <sub>DIG</sub>	IO	Digital buffer supply voltage 3.15 V
GND_IFA	IO	IFA ground
GND <sub>DIG</sub>	IO	Digital buffer ground

## 6 LAYOUT DESCRIPTION

Intermediate-frequency amplifier dimensions are given in the table 1.

**Table 1:** Block dimensions

Dimension	Value	Unit
Height	1170	um
Width	890	um



**Figure 2:** Intermediate-frequency amplifier layout

1. IFA 1<sup>st</sup> stage
2. IFA 2<sup>nd</sup> stage
3. IFA 3<sup>rd</sup> stage
4. IFA reference current source
5. Linear and digital buffer with ADC
6. Detector
7. 10 bit DAC
8. AGC system
9. Filter capacitors
10. Supply voltage bus
11. Ground bus

## 7 OPERATING CHARACTERISTICS

### 7.1 TECHNICAL CHARACTERISTICS

Technology \_\_\_\_\_ AMS BiCMOS 0.35  $\mu\text{m}$   
 Status \_\_\_\_\_ silicon proven  
 Area \_\_\_\_\_ 1.04  $\text{mm}^2$

### 7.2 ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for  $V_{\text{cc\_IFA}} = V_{\text{cc\_DIG}} = 2.8 \div 3.6 \text{ V}$  and  $T_j = -40 \div +85 \text{ }^\circ\text{C}$ . Typical values are at  $V_{\text{cc\_IFA}} = V_{\text{cc\_DIG}} = 3.15 \text{ V}$ ,  $T_j = +27 \text{ }^\circ\text{C}$ , unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit
			min	typ.	max	
Supply voltage	$V_{\text{cc\_IFA}}$	-	2.8	3.15	3.6	V
	$V_{\text{cc\_DIG}}$	-	2.8	3.15	3.6	
Operating temperature range	$T_j$	-	-40	+27	+85	$^\circ\text{C}$
Frequency range	$F_{\text{IN}}$	-	2.5	-	22.5	MHz
Group delay time ripple	$t_{\text{del}}$	From 2.5 MHz to 22.5 MHz	-	1.0	1.4	ns
Maximum gain	$G_{\text{MAX}}$	-	64	75	83	dB
Input impedance	R	-	-	100	-	Ohm
Output impedance	$R_{\text{out}}$	-	-	190	-	Ohm
Noise figure	NF	Maximum gain (input resistance 100 Ohm)	-	13.4	-	dB
Peak-to-peak voltage at the differential output	$V_{\text{dif\_p\_p}}$	Differential load 200 Ohm	170	198*	227	mV
DC operating point	$V_{\text{IFA\_dif}}$	For outputs $\text{OUT}_{\text{p}}$ , $\text{OUT}_{\text{n}}$ , linear mode	-	$V_{\text{cc\_BUF}}-1.15$	-	V
Output logic-level low (digital outputs)	$V_{\text{OH\_dig}}$	For outputs $\text{OUT}_{\text{p}}$ , $\text{OUT}_{\text{n}}$ , ADC mode. Load current 2 mA	$V_{\text{cc\_BUF}}-0.5$	$V_{\text{cc\_BUF}}-0.2$	$V_{\text{cc}}$	V
Output logic-level high (digital outputs)	$V_{\text{OL\_dig}}$	For outputs $\text{OUT}_{\text{p}}$ , $\text{OUT}_{\text{n}}$ , ADC mode. Load current 2 mA	0	0.04	0.2	V
ADC resolution	$R_{\text{ADC}}$	-	-	1.5	-	bit
Supply current	$I_{\text{cc\_dif}}$	Linear mode	-	4.25	5.2	mA
	$I_{\text{cc\_ADC}}$	ADC mode, 20 MHz	-	3.7	-	
Stand-by current	$I_{\text{stb}}$	-	-	0.01	0.1	$\mu\text{A}$
Input logic-level high	$V_{\text{IH}}$	For digital inputs $\text{ADC\_Offset}$ , $\text{DAC}<9:0>$ , $\text{EN}_{\text{AGC}}$ , $\text{EN}_{\text{DAC}}$	$0.7V_{\text{cc\_IFA}}$	-	$V_{\text{cc\_IFA}}+0.25$	V
		For digital inputs $\text{ADC\_DT}<2:0>$ , $\text{IFA\_PLR}_{\text{clk}}$ , $\text{EN}_{\text{CLK}}$ , $\text{EN}$ , $\text{EN}_{\text{ADC}}$	$0.7V_{\text{cc\_BUF}}$	-	$V_{\text{cc\_BUF}}+0.25$	
Input logic-level low	$V_{\text{IL}}$	For digital inputs	-0.25	-	0.3	V

Note:

\* – for sinusoidal signal

## 8 DELIVERABLES

Depending on license type IP may include:

- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Verilog behavior model
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation