

Intermediate-frequency amplifier

SPECIFICATION

1 FEATURES

- AMS035 BiCMOS 0.35 μm
- Wide gain range (0...64 dB)
- Low group delay time ripple vs. frequency and gain
- Analog and digital output modes
- Built-in AGC detector with internal capacitor
- Built-in DC offset compensation mode in each stage and in the output buffer
- AGC detector threshold adjustment in the digital mode
- Supported foundries: TSMC, UMC, Global Foundries, SMIC, iHP, AMS, Vanguard, SilTerra

2 APPLICATION

- Receivers
- Navigation systems

3 OVERVIEW

IFA consists of 4-stages amplifier with tunable gain, AGC system, linear output buffer for differential analog output, analog-digital converter for digital output and a detector of output level.

The amplifier has differential inputs and outputs, and consists of 4 stages. Gain is sequentially reduced from the last stage to the first stage. This method allows to keep a low noise figure in wide gain range.

The output voltage maintained by AGC system at differential load 200 Ω :

- for sinusoidal signal is 200 mV (p-p);
- for noise signal is 480 mV (p-p).

The block is fabricated on AMS035 BiCMOS 0.35 μm technology.

4 STRUCTURE




Figure 1: Intermediate-frequency amplifier structure.

5 PIN DESCRIPTION

Name	Direction	Description
EN_LDO_IFA	I	IFA LDO VR enable/disable
EN_LDO_BUF	I	IFA linear buffer LDO VR enable/disable
EN_LDO_CLK	I	IFA digital buffer LDO VR enable/disable
SO_LDO_IFA	I	External power supply enable/disable
SO_LDO_BUF	I	
EN_IFA	I	IFA enable/disable
ADC_OV<1:0>	I	Digital output level
IFA_MD<2:0>	I	IFA mode
Gain<9:5>	I	IFA gain
Gain<4:0>	I	Digital code for DAC
ADC_DT<2:0>	I	Comparator comparison mode (digital mode)
ADC_CLK<1:0>	I	Digital buffer clock mode
OP_LinBuf<1:0>	I	DC linear output level control
AGC_RT	I	AGC capacitor charge current adjustment
AGC_CAP<1:0>	I	AGC capacity control
ADC_Offset<1:0>	I	Digital DC offset compensation mode
lvl_up	O	Detector digital output for IFA gain control
lvl_down	O	
Iref_ldo_IFA	I	Reference current 5 μ A
Iref_ldo_BUF	I	Reference current 5 μ A
Iref_ldo_CLK	I	Reference current 5 μ A
I10u	I	Reference current 10 μ A
I10u_rph	I	Reference current with temperature dependence on resistor rphpoly (10 μ A)
I10u_Det_rph	I	Detector reference current with temperature dependence on resistor rphpoly (10 μ A)
Vref	I	Reference supply voltage (~1.133 V)
IN _p	I	Differential input
IN _n	I	
CLK _p	I	Differential clock input
CLK _n	I	
CC_LinBuf	I	Linear buffer current control

Table «Pin description» (continue).

Name	Direction	Description
Gain_LinBuf	I	Linear buffer gain control
DCOC_TP	I	DC offset compensation mode of IFA buffer/DAC output or input referred
OUTp_MAGN	O	IFA output
OUTn_SIGN	O	
VCC_H	IO	High supply voltage
IFA_VCC	IO	IFA supply voltage
BUF_VCC	IO	IFA buffer supply voltage
IFA_GND	IO	IFA ground
BUF_GND	IO	IFA buffer ground
CLK_GND	IO	IFA digital buffer ground

6 LAYOUT DESCRIPTION

The block dimensions are given in the table 1.

Table 1: Block dimensions.

Dimension	Value	Unit
Height	600	μm
Width	2020	μm




Figure 2: Intermediate-frequency amplifier layout view

1. IFA 1st stage
2. IFA 2nd stage
3. IFA voltage regulator
4. IFA 3rd stage
5. IFA 4th stage
6. Voltage regulator for linear buffer with detector
7. Detector
8. IFA liner buffer
9. IFA digital buffer
10. Voltage regulator for digital buffer

7 OPERATING CHARACTERISTICS

7.1 TECHNICAL CHARACTERISTICS

Technology	AMS035 BiCMOS 0.35 μm
Status	pre-silicon verification
Area	1.22 mm^2

7.2 ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for $V_{cc_IFA} = V_{cc_BUF} = 2.65 \div 3.15$ V and $T = -45 \div +85^\circ\text{C}$. Typical values are at $V_{cc_IFA} = 2.7$ V, $V_{cc_BUF} = 2.7$ V and $T = +27^\circ\text{C}$, unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit
			min	typ	max	
Supply voltage	V_{cc_IFA}	-	2.65	2.7	3.15	V
	V_{cc_BUF}	-	1.8	2.7	3.15	
Temperature operating range	T	-	-45	27	85	$^\circ\text{C}$
Upper frequency	F	-	0.8	-	25	MHz
Group delay time ripple	t_{del}	From 3 MHz to 9 MHz	-	3.3	4	ns
	t_{del}	From 6 MHz to 18 MHz	-	0.8	1	ns
Maximum gain	Gmax	-	64	70	79	dB
Minimum gain	Gmin	-	-2.8	-1	1.1	dB
Gain control range	ΔGIFA	-	67	69	77	dB
Noise figure	NFIFA	Gain more than 30 dB, input impedance 2 k Ω	-	9	-	dB
Input impedance	R	-	1590	2015	2560	Ω
Output impedance	R_{out}	-	163	201	247	Ω
Peak-to-peak voltage at the differential output	$V_{dif_p_p}$	For sinusoidal signal	190	199	215	mV
DC voltage	V_{IFA_dif}	-	1.5	1.85	1.95	V
Output logic-high leve (digital outputs)	V_{OH_dig}	-	0.7Vcc	-	$V_{cc}+0.25$	V
Output logic-low leve (digital outputs)	V_{OL_dig}	-	-0.25	-	0.3	V
ADC resolution	K	-	-	2	-	bit
Current consumption	I_{cc_dif}	-	-	6.4	8.2	mA
	I_{cc_ADC}	-	-	3.6	-	
Current consumption in a standby mode	I_{stb}	-	-	0.01	0.5	μA

8 DELIVERABLES

IP contents:

- Schematic or NetList
- Layout or blackbox
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation