

LDO voltage regulator (output voltage value 1.8 V, 2.4 V, 2.7 V, 3.0 V)

SPECIFICATION

1 FEATURES

- SMIC CMOS 0.18 μ m
- High precision stabilization voltage
- Several operating modes
- Differential output voltage value (1.8V, 2.4V, 2.7V, 3.0V)
- Availability of load detection system
- Availability of short circuit detection system
- Ability to control voltage at control transistor
- Low current consumption
- Small area
- Low output level vs. supply voltage in a wide range
- Portable to other technologies (upon request)

2 APPLICATION

The output voltage can be used for both analog and digital blocks. The main application:

- Portable electronic devices
- System-on-chip for different purposes
- Measurement and calibration systems
- Navigation systems
- Communication systems

3 OVERVIEW

The regulator stabilizes the external voltage and forms an output level of the specified value. Adjustment is carried out by negative feedback through the operational amplifier. CMOS-transistors keys are used for commutation of different output voltage values. Amplifier output signal is adjusted by the control transistor. There are output bits that allow controlling the regulator by digital interface. Feedback allows for voltage drop on the wire by which stabilized voltage is supplied to the cell.

The block is fabricated on SMIC CMOS 0.18 μ m technology.

4 STRUCTURE




Figure 1: Voltage regulator structure

5 PIN DESCRIPTION

Name	Direction	Description
Reg_i10u	I	Reference current (10 μ A)
Reg_EN	I	Enable/disable
Reg_2p7	I	Output voltage control
Ant_Bias_VCC_Sens	I	Feedback output
Vout<1:0>	I	Output voltage digital code control
Vcur_2	I	Digital code controlled the current cells at different current loads
Vcur_1	I	
Vcur_0	I	
ShortMode	I	Control bit that disables block at short circuit
Mode50mV	O	Output bit that follows the change of voltage at control transistor
ShortFlag	O	Output bit that signals a short circuit
AntUsed	O	Output bit that detects output load
Vref_0p6V	O	Reference voltage
Reg_Vref	O	Output voltage
vcc	IO	Supply voltage
gnd	IO	Ground

6 LAYOUT DESCRIPTION

The block dimensions are given in the table 1.

Table 1: Block dimensions

Dimension	Value	Unit
Height	588.06	μm
Width	401.94	μm




Figure 2: Device layout

1. Current limiting and load detection systems
2. OTA
3. Main control transistor
4. Current cells

7 OPERATING CHARACTERISTICS

7.1 TECHNICAL CHARACTERISTICS

Technology _____ SMIC CMOS 0.18 μm
Status _____ silicon proven
Area _____ 0.24mm^2

7.2 ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for $V_{\text{cc}} = 2.7 \div 3.6$ V and $T = -45 \div +90$ °C. Typical values are at $V_{\text{cc}} = 3.15$ V and $T = +27$ °C, unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit
			min	typ.	max	
Supply voltage	V_{cc}	-	2.7	3.15	3.6	V
Operating temperature range	T	-	-45	27	90	°C
Reference voltage	V_{R}	-	-	0.6	-	V
Voltage regulator output level	V_{ref}	vout<1:0> = 0	1.75	1.81	1.86	V
		vout<1:0> = 1	2.33	2.4	2.5	
		vout<1:0> = 2	1.64	2.77	2.89	
Reference current	I_{R}	-	-	10	-	μA
Maximum load current	I_{L}	-	-	32	-	mA
Current consumption	I_{cc}	vref=1.8V	-	179.19	195.92	μA
		vref=2.4V	-	191.25	208.35	
		vref=2.7V	-	197.25	214.1	
		vref=3.0V	-	200.97	218.7	
Current consumption in a standby mode	I_{stb}	-	-	0.34	0.4	nA
Input logic-high level	V_{IH}	For digital inputs	$0.7 V_{\text{cc}}$	-	3.6	V
Input logic-low level	V_{IL}		-0.25	-	0.3	V

8 DELIVERABLES

Depending on license type IP may include:

- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Verilog behavior model
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation

REVISION HISTORY

1. From version 1.0:
Table “Electrical characteristics” (refer to [page 4](#))