

LDO voltage regulator (output voltage 1.8 V)

SPECIFICATION

1 FEATURES

- TSMC018 SiGe BiCMOS 0.18 μm
- Low drop out
- Low current consumption
- Supported foundries: TSMC, UMC, Global Foundries, SMIC, iHP, AMS, Vanguard, SiTerra

2 APPLICATION

- Supply voltage sensitive circuits

3 OVERVIEW

The voltage regulator consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the impedance of a PMOS transistor for stabilization of output voltage at a set level.

The block is fabricated on TSMC018 SiGe BiCMOS 0.18 μm technology.

4 STRUCTURE




Figure 1: LDO voltage regulator structure

5 PIN DESCRIPTION

Name	Direction	Description
$I_{ref10\mu A_ExtRes}$	I	Reference current 10 μA
V_{ref}	I	Reference voltage
V_{out}	I	Output voltage
En	I	Enable/disable
VCC	IO	Supply voltage
GND	IO	Ground

6 LAYOUT DESCRIPTION

Programmable LDO voltage regulator dimensions are given in the table 1.

Table 1: Block dimensions

Dimension	Value	Unit
Height	120	μm
Width	147	μm




Figure 2: Programmable LDO voltage regulator layout

1. Reference voltage filter
2. Differential amplifier
3. Feedback divider
4. Pass transistor

7 OPERATING CHARACTERISTICS

7.1 TECHNICAL CHARACTERISTICS

Technology _____ TSMC018 SiGe BiCMOS
 Status _____ silicon proven
 Area _____ 0.018 mm²

7.2 ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for $V_{cc} = 2.4 \div 3.6$ V и $T = -40 \div +85^{\circ}\text{C}$. Typical values are at $V_{cc} = +3.0$ V, $T = +27^{\circ}\text{C}$, unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit
			min	typ.	max	
Supply voltage	V_{cc}	-	2.4	3.0	3.6	V
Operating temperature range	T	-	-40	+27	+85	$^{\circ}\text{C}$
Reference voltage	V_{ref}	-	-	1.16	-	V
Maximum load current	I_{out}	-	-	-	10	mA
Output voltage	V_{out}	-	-	1.8	-	V
Supply current	I_{cc}	-	-	30	-	μA
Stand-by current	I_{st}	-	-	1	-	nA
Input logic-level high	V_{OH}	For digital inputs	$0.9V_{cc}$	-	$1.1V_{cc}$	V
Input logic-level low	V_{OL}		-0.2	-	0.2	V

8 DELIVERABLES

Depending on license type IP may include:

- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Verilog behavior model
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation